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Introduction
Stunning displays with higher resolution, faster switching speed, higher aperture ratio, lower power consumption are just an example of what is to come in the world of displays. To develop superior novel displays while maintaining high yield and cost effective production, novel materials for TFT backplanes are required. After more than 10 years since its discovery, IGZO metal-oxide semiconductor entered the display market [1] . However, backplanes based on IGZO TFTs still suffer issues that have to be solved, such as particle impact on production yield, narrow processing windows, long total average cycle time (TACT), often preventive maintenance, in-depth non-uniform material distribution, to name a few [2] [3] [4] .
Solution type metal oxide semiconductor material, iXsenic ® propriety of Evonik Industries AG, enables an alternative deposition method to the typically sputtered IGZO metal-oxide. Solution metal oxide inks are coatable on any type of substrate by standard production slot-die coating systems under ambient cleanroom conditions. Non-vacuum processing of iXsenic ® semiconductor results in comparable TFT performance as in commercial IGZO TFTs, and comes with much lower production costs. Slot-die coating technology allows facile up-scaling to very large substrates (Gen10), highly efficient use of metal-oxide inks, lower processing TACT time, and all of that with excellent uniformity and process reproducibility [5] .
Soluble metal oxide, iXsenic ® has been successfully implemented in various display applications, and its suitability for processing in Gen4 TFT-LCD production line in ESL (etch-stop-layer) and BCE (back channel etch) TFT architectures has been demonstrated [6, 7] . In addition, recent development in solution metal oxide materials demonstrated the potential of semiconductor direct patterning [8] . [5] .
In this work, iXsenic ® semiconductor was slot-die coated on Gen1 substrates and fully processed using mass-productionready tools to fabricate ESL-TFT backplanes on glass. The semiconductor film thickness was monitored through the fabrication processes. The homogeneity of TFT performance was analyzed, also after gate-bias-stress. Finally, TFT backplanes were used for fabrication of 85-ppi QVGA semitransparent AMOLED display.
Experimental Work
Gen1 glass substrates (320 mm x 352 mm) were used for fabrication of TFT backplanes in ESL TFT architecture, which is schematically presented in Figure 1a . The gate electrode was formed by patterning a 100 nm molybdenum-chromium (MoCr) metal layer, followed by deposition of 200 nm PECVD SiO2 layer as the gate insulator. Coating of the metal-oxide based iXsenic ® S precursor ink, provided by Evonik Resource Efficiency GmbH (www.ixsenic.com), was performed in an industrial mass-production type slot-die coater (SCREEN Finetech Solutions Co., Ltd., Linearcoater TM model LCM-550G) under ambient conditions at SCREEN FT facilities in Shiga, Japan. Slot-die coating technologies have been widely used in the display industry and guarantee high material and energy efficiency, high rate uptime and fabrication on any substrate size. The coating procedure includes the following subprocesses, as depicted in Figure 1b: (1) pre-dispense before coating including the nozzle lip treatment, (2) moving to the coating start position, (3) coating and (4) periodic automatic nozzle cleaning. After coating of the soluble metal oxide films, the conversion of wet films into semiconductor layers takes place during a two-step functional process under ambient conditions, utilizing industrial standardized large-area, nonvacuum, processing equipment (Figure 1c) . The TFT backplanes were finalized by deposition of 100 nm PECVD SiO2 as etchstop-layer (ESL) on top of the semiconductor and source/drain MoCr metal contacts, by using standard FPD industrial fabrication processes. All steps used for the fabrication of TFT backplanes, including slot-die coaters for deposition of semiconductor inks, are available for large-area processing, up to Gen 10 glass size, 3130 mm x 2880 mm.
Backplane Characterization
After functional processing of iXsenic ® S solution metal-oxide films, spectroscopic ellipsometry (SENTECH SE800 DUV) was used to characterize the semiconductor layer's thickness uniformity. The film thickness was measured in 48 points, evenly distributed over the entire Gen1 glass substrate, as indicated in Figure 2b by the yellow markers. The complete processing of the semiconductor film results in an extremely uniform layer with an average film thickness of 5 nm and a thickness variation of less than ±0.4 nm over the complete Gen1 glass substrate. Following the completion of the backplanes, the electrical performance of TFTs located left and right of the ellipsometer measurement points (red markers in Figure 2b ) was monitored. The transfer characteristics, ID-VGS, are measured with an applied drain-to-source bias of 1 V. Characterized TFT devices exhibited excellent uniformity with an average linear mobility of 7 cm²/Vs at VGS=20 V, turn-on voltage (Von) at -0.3 V, subthreshold swing of 400 mV per decade, and on-off ratio of ~10 7 . Figure 2a shows the extracted linear mobility and Von as a function of the measured semiconductor film thickness.
The electrical performance of comprising TFTs is independent of the semiconductor layer thickness, in the narrow range achieved in this experiment. To further evaluate the homogeneity of the semiconductor layer over the Gen1 plate, 12 uniformly distributed TFTs (prior to any deposition of an additional passivation layer) were subject to gate bias stress. A corresponding electrical field of 1 MV/cm over the SiO2 gate insulator was applied to the TFTs, under ambient atmosphere and light. The measured transfer characteristics for negative and positive gate-bias stress are shown in Figure 3a and 3b, respectively. All stressed TFTs exhibit uniform electrical characteristics after 10000 seconds of applied gate electrical field, which indicates excellent semiconductor film compositional and thickness uniformity. Figures 3c and 3d show the change of the turn-on voltage, ΔVon, as a function of the cumulative stress time for negative and positive gate bias stress, respectively. As shown in our previous publication [9] , TFT bias-stress stability can be further improved by adding a passivation/encapsulation layer on top of the metal source/drain contacts. TFT backplanes containing displays, with coated iXsenic ® layer at Evonik facilities, were further processed by depositing a hard baked interlayer, followed by a 100 nm MoCr anode layer, as shown in Figure 4a . A hard baked photoresist was used as pixel definition layer, preventing shorts between the anode and the transparent cathode. The (monochrome) OLED and transparent cathode were deposited through shadow masks and the display was completed by encapsulation with a transparent thin-film barrier [10] . A schematic of the pixel engine is presented in Figure 4b and a photograph of the final 85-ppi QVGA AMOLED display during operation is shown in Figure 4c. 
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Summary
In this work, we used state-of-the-art slot-die coating technology for deposition of solution type metal-oxide semiconductor material (iXsenic S ® ) on 320 mm x 352 mm glass substrates. The fabrication of semiconductor material through the liquid phase promises lower deposition and fabrication costs, as compared to previously published work that presented AMOLED backplanes with vacuum sputtered IGZO metal oxide semiconductors. We proceeded to scale up the process using mass-production-ready tools, to produce ESL TFT backplanes. The TFT backplane was integrated with an OLED frontplane in an 85-ppi QVGA AMOLED display. We demonstrate the excellent uniformity of the resulting semiconductor layer using these fabrication processes, leading to high performance TFTs, with uniform electrical performance and reliability. 
